

swissbit®

Product Data Sheet

Swissbit SD TSE PS-45 TSE Series

TR-03153 certified

Extended Temperature Grade

durabit™



Made in Germany

Contents

1. PRODUCT SUMMARY	3
2. PRODUCT FEATURES	3
2.1 FLASH CARD FEATURES	3
2.2 FISCAL SOLUTION FEATURES	4
2.3 SUPPORTED TSE PROFILES	4
3. ORDERING INFORMATION	5
4. PRODUCT DESCRIPTION	6
4.1 PERFORMANCE SPECIFICATIONS	6
4.2 ENVIRONMENTAL SPECIFICATIONS	6
4.3 PHYSICAL DIMENSIONS	8
4.4 RELIABILITY AND DATA RETENTION	8
4.5 GEOMETRY SPECIFICATION	8
5. CARD PHYSICAL	9
5.1 PHYSICAL DESCRIPTION	9
6. ELECTRICAL INTERFACE	10
6.1 ELECTRICAL DESCRIPTION	10
6.2 POWER UP / POWER DOWN BEHAVIOR AND RESET	11
6.3 DC CHARACTERISTICS	11
6.4 SIGNAL LOADING	11
6.5 AC CHARACTERISTICS	12
7. HOST ACCESS SPECIFICATION	13
7.1 SD AND SPI BUS MODES	13
7.2 CARD REGISTERS	14
8. PART NUMBER DECODER	19
8.1 MANUFACTURER	19
8.2 MEMORY TYPE	19
8.3 PRODUCT TYPE	19
8.4 DENSITY	19
8.5 PLATFORM	19
8.6 PRODUCT GENERATION	19
8.7 MEMORY ORGANIZATION	19
8.8 TECHNOLOGY	19
8.9 CHANNELS	19
8.10 FLASH CODE	19
8.11 TEMPERATURE OPTION	19
8.12 DIE CLASSIFICATION	19
8.13 PIN MODE	20
8.14 CONFIGURATION XYZ	20
8.15 OPTION	20
9. SWISSBIT LABEL SPECIFICATION	21
9.1 FRONT SIDE LABEL	21
9.2 BACK SIDE MARKING	21
10. EXPORT CONTROL	22
11. SOFTWARE LICENSING AND DISCLAIMERS	22
12. REVISION HISTORY	23

SD TSE (BSI-TR-03153, UHS-I, MLC)

1. Product Summary

- Fully compliant with SD Memory Card specification 3.0
 - SDHC / SDXC high speed mode, UHS supported
 - U1 according SD3.0 specification
 - SD2.0 backward compliant
 - FAT32 preformatted
- High performance 3.0 specification
 - SD Default speed
 - SD High speed
 - UHS-I speed 0...100MHz (SDR50), 0...50MHz (DDR50)
 - Up to 16 MByte/s sequential data rate
 - durabit firmware optimized for random write performance, up to 640 write IOPs (4kB)
- Power Supply: (Low-power CMOS technology)
 - 2.7...3.6V normal operating voltage
- Standard SD Memory card form factor
 - 32.0mm x 24.0mm x 2.1mm and Write Protect slider
- Extended Temperature range -25° up to 85°C¹
- Additional security features (Please refer to section 2.2)

2. Product Features

2.1 Flash Card Features

- Optimized FW algorithms especially for high read access and long data retention applications
 - Patented power-off reliability technology
 - Wear Leveling technology
 - Write Endurance technology
 - Read Disturb Management
 - Data Care Management
 - Near Miss ECC technology
 - Diagnostic features with Life Time Monitoring tool support
- High reliability
 - Designed for industrial market – especially read intensive application like navigation, infotainment, POS/POI, medical and general boot medium use case
 - The product is optimized for a long life cycle that requires good data retention because of high temperature mission profile
 - Number of card insertions/removals up to 20,000
 - SIP (System In Package) process for extreme dust, water and ESD resistance
 - Selected AEC-Q100 qualification
- Manufactured in a TS 16949 certified factory
- Swissbit Life Time Monitoring (SBLTM) Tool and SDK for SBLTM (on request)



¹ Adequate airflow is required to ensure the drive temperature does not exceed the specified maximum operating temperature

2.2 Fiscal Solution Features

- BSI-TR-03153 compliance coming with EDS-SW ("Einheitliche Digitale Schnittstelle" or compatible)
- Inalterability of data inside TSE Tar Storage
- Intuitive file based backup and data export
- Data retention of 10 years (please refer to section 4.4)
- In-field firmware update in compliance with TR-03153

2.3 Supported TSE Profiles

The Swissbit TSE supports the following profiles according BSI TR-03153²:

Supported Profile ID	Comment
STORAGE_BASIC	Has local storage (6.5 GB)
SM_BASIC	Has a local Secure Element (384 bit ECDSA, signature time <250ms)
SM_NOAGG	Supports signed transaction updates (saves 1 signature per receipt)
SM_MULTI	Supports managing multiple transactions in parallel (up to 512)
CUSTOM_INTEGRATION_INTERFACE	Manufacturer specific interface (Android, Linux, Windows, Java, embedded)
SDI_DELETE	Supports method deleteStoredData
NO_TIME_SYNC	Time is set by host
MULTI_CLIENT	Supports multiple clients (up to 100)

² Cf. BSI: "Technische Richtlinie BSI TR-03153 – Technische Sicherheitseinrichtung für elektronische Aufzeichnungssysteme. Testspezifikation (TS)"

3. Ordering Information

Table 1: Standard Product List

Capacity	Extended Temperature
	Part Number
8 GBytes	SFSD8192L3PM1T0-E-GE-C31-TE1
8 GBytes	SFSD8192L3PM1T0-E-LE-C32-TE1

See section 8 for detailed description of part number.

Configuration

The production configuration is specified as follows:

Table 2: TSE customization

Item	Value	Remark
CSP (Smart Card)	Yes	BSI-DSZ-CC-1118, TCOS CSP 2.0 Release1/P60D145
Size of TSESTOR.DAT	6.5 GB	Value in GB
Key length for digital signature	brainpoolP384r1, ecdsa-plain-384	
Customization Identifier	SB01	4 byte ASCII, can be customized
TSE Description	BSI-K-TR-0362	128 Byte NULL terminated ASCII string containing the certificate ID issued by BSI to prove TR-03153 compliance.
Storage Type	SD	Which form factor (USB / microSD / SD)
Memory Size	8GB	Memory size
Data protection	Yes	All Fiscal data are access protected according TR-03153
Subdirectory Support	Yes	Defines if the TSE Files shall be made available in sub directories (e.g. on Android hosts)
Certificate Validity (certificate for signing transactions)	Up to 7 years Default: 5 years	5 and 7 years are available as product options. At the time of production at Swissbit, the expiration date is set to 5 years and 6 months or 7 years and 6 months from then. The additional 6 months are intended as a time buffer for logistics & stocking.

4. Product Description

The SD TSE is a small form factor non-volatile memory card which provides high capacity data storage. Its aim is to capture, retain and transport data, audio and images, facilitating the transfer of all types of digital information between a large variety of digital systems.

The card operates in two basic modes:

- SDHC/SDXC and UHS-I card modes
- SPI mode

The SD Memory Card also supports SD Default and High Speed mode with up to 50MHz clock frequency as well as UHS-I modes.

- SD Memory card Specification Part 1, Physical layer Specification V3.01
- SD Memory card Specification Part 2, File System Specification V3.00
- SD Memory card Specification Part 3, Security Specification V3.00
- SD Memory Card Addendum V4.00

Simplified specifications are available at <https://www.sdcard.org/>

The Card has an internal intelligent controller which manages interface protocols, data storage and retrieval as well as hardware BCH Error Correction Code (ECC), defect handling, diagnostics and clock control.

The advanced wear leveling mechanism assures an equal usage of the Flash memory cells to extend the life time.

The hardware BCH-code ECC allows to detect and correct up to 40 defect bits per 1kByte.

The controller performs control read operations and checks the consistence of the data. If an error of some bits is detected, the card refreshes all data in the flash cells to prevent data retention problems.

The card has a power-loss management feature to prevent data corruption after power-down.

The cards are RoHS compliant and lead-free.

4.1 Performance Specifications

The Read/Write performance cannot be fully tested due to policy restrictions that protect some areas of the freely addressable memory space.

4.2 Environmental Specifications

4.2.1 Recommended operating conditions

The recommended operating conditions for the SD TSE are provided in Table 3 below.

Table 3: SD Memory Card recommended operating conditions

Parameter	Min	Typ	Max ³	Unit
Extended Operating Temperature ⁴	-25	25	85	°C

4.2.2 Recommended storage conditions

The recommended storage conditions are listed below in Table 4.

Table 4: SD Memory Card recommended storage conditions

Parameter	Min	Typ	Max	Unit
Extended Storage Temperature	-25	25	100	°C

³ High Temperature storage without operation reduces the data retention, in operation the data will be refreshed, if data error issues were detected

⁴ Adequate airflow is required to ensure the drive temperature does not exceed the specified maximum operating temperature

4.2.3 Humidity and EMC

The humidity and EMC conditions are listed below in Table 5.

Table 5: Humidity & EMC

Parameter	Condition
Humidity (non-condensing)	85% RH @85°C 1000h
ESD	<p>up to ± 4 kV (contact discharge), according to IEC61000-4-2 and SDA, Human Body Model 150pF/ 3300hm, on each contact pad, non-operating</p> <p>up to ± 15 kV, (air discharge), according to IEC61000-4-2 and SDA, Human Body Model 150pF/ 3300hm, isolated contact pad area, non-operating</p>

4.2.4 Environmental conditions

The Environmental conditions are listed below in Table 6.

Table 6: Environmental conditions

Parameter	Condition
UV light exposure	UV: 254nm, 15Ws/cm2 according to ISO7816-1
X-Ray	0.1 Gy 70keV to 140keV (ISO7816-1) according SDA
Durability	20,000 mating cycles
Drop Test	1.5m free fall
Bending / Torque	10N / 0.15Nm $\pm 2.5^\circ$ max
Mechanical Shock	1500G, 0.5ms, half sine wave $\pm xyz$ -axis, 4 pulses each
Vibration	non-operating, JESD22B110/B104 Condition B

4.3 Physical dimensions

The physical dimensions of the PS-45 SD Memory Card are listed in the following table.

Table 7: Physical dimensions

Outer physical dimensions	Value	Unit
Length	32.00±0.1	mm
Width	24.00±0.1	mm
Thickness	2.10±0.15	mm
Weight (typ.)	2	g

4.4 Reliability and Data Retention

Table 8: Reliability

Parameter	Value ⁵
MTBF (at 25°C)	> 6,000,000 hours
Supported number of cryptographic signatures (reliable key usages)	20 million
Supported number of "Update Time" Commands	150,000
Data Retention at beginning (<300 PE cycles) @ 40°C	10 years ⁶
Data Retention at life end (2k PE cycles) @ 40°C	1 year ⁶

Data Retention correlates negatively with the amount of data written to the device over its lifetime. The specified endurance of this device is max. 3'000 program/erase (PE) cycles on flash cell level (MLC). After consuming the max. available PE cycles, the data retention @40°C is 1 year (i.e. data is readable after 1 year of unpowered storage at max. 40°C).

In order to attain a data retention of 10 years @40°C (i.e. data is readable after 10 years of unpowered storage at max. 40°C), the amount of data written to the card must be max. 300 PE cycles (on flash cell level).

A product feature named global wear leveling makes sure that write/erase operations to both (1) the memory area reserved for fiscal transactions and (2) the freely available memory area will be distributed evenly over the full memory capacity.

Field Usage Advice: Swissbit highly recommends to monitor the already consumed PE cycles via the provided Lifetime-Monitoring functions and limit product usage to the described PE cycle levels in order to ensure the required data retention.

4.5 Geometry Specification

Table 9: SD Memory Card capacity specification

Capacity	Sector	Total Addressable Bytes
8GB	15,663,104	8,019,509,248

⁵ After every power on, the card reads the whole flash and performs a data refresh if necessary to optimize data retention.


⁶ For a more detailed description, please see the next paragraph.

5. Card physical

5.1 Physical description

The SD Memory Card contains a single chip controller and Flash memory module(s). The controller interfaces with a host system allowing data to be written to and read from the Flash memory module(s).

Figure 1: Simplified mechanical dimensions SD Memory Card



6. Electrical Interface

6.1 Electrical description

Figure 2: SD Memory Card shape and Interface (Top view)




Table 10: Pad Assignment – SD Mode

Pin	SD Mode		
	Name	Type ⁷	Description
1	CD/DAT ₃ ⁸	I/O/PP ⁹	Card Detect/ Data Line [Bit 3]
2	CMD	PP	Command/Response
3	VSS ₁	S	Supply voltage ground
4	VDD	S	Supply voltage
5	CLK	I	Clock
6	VSS ₂	S	Supply voltage ground
7	DAT ₀	I/O/PP	Data Line [Bit 0]
8	DAT ₁ ¹⁰	I/O/PP	Data Line [Bit 1]
9	DAT ₂ ¹¹	I/O/PP	Data Line [Bit 2]

Table 11: Pad Assignment – SPI Mode

Pin	SPI Mode		
	Name	Type ⁷	Description
1	CS	I ₉	Chip Select (neg true)
2	DI	I	Data In
3	VSS	S	Supply voltage ground
4	VDD	S	Supply voltage
5	SCLK	I	Clock
6	VSS ₂	S	Supply voltage ground
7	DO	O/PP	Data Out
8	RSV		
9	RSV		

⁷ S: power supply; I: input; O: output using push-pull drivers; PP: I/O using push-pull drivers

⁸ The extended DAT lines (DAT₁-DAT₃) are input on power up. They start to operate as DAT lines after SET_BUS_WIDTH command. The Host shall keep its own DAT₁-DAT₃ lines in input mode, as well, while they are not used.

⁹ At power up this line has a 50kΩ pull up enabled in the card. This resistor serves two functions Card detection and Mode Selection. For Mode Selection, the host can drive the line high or let it be pulled high to select SD mode. If the host wants to select SPI mode it should drive the line low. For Card detection, the host detects that the line is pulled high. This pull-up should be disconnected by the user, during regular data transfer, with SET_CLR_CARD_DETECT (ACMD42) command

¹⁰ DAT₁ line may be used as Interrupt Output (from the Card) in SDIO mode during all the times that it is not in use for data transfer operations (refer to "SDIO Card Specification" for further details).

¹¹ DAT₂ line may be used as Read Wait signal in SDIO mode (refer to "SDIO Card Specification" for further details).

6.2 Power up / Power down behavior and reset

6.2.1 Power up

When the voltage is ramped up the controller is ready (internal reset pin released) if the voltage reaches 1.65V. The host can start with communication 1ms after 2.7V is reached according the SDA specification. That should perform 74 clock cycles and start with the sequence CMD0, CMD8, ACMD41 until card is ready as described in the SD specification 3.01.

6.2.2 Power down

When the power falls below 2.6V the controller stops the communication to the flash, but enables the flash to finish a started flash program operation (if voltage drop is not fast).

6.2.3 Power drop

If the voltage drops below 2.6V and rises again, the card preforms a reset. The card must be initialized like after a power on.

6.2.4 Operation below minimum voltage

If the card initialization is performed below the specified voltage of 2.7V, the card may be detected as 1MB card with no useful data. In this case the host should power off and on the card and start initialization above 2.7V.

6.3 DC characteristics

Table 12: DC characteristics

Symbol	Parameter	Min	Typ	Max	Unit	Notes
I _{DD}	Operating Current Read		60	120	mA	@ 25°C
I _{DD}	Operating Current Write		70	120	mA	@ 25°C
I _{DD}	Background read and refresh ¹²		65	120	mA	@ 25°C
I _{DD}	Pre-initialization Standby Current		5	15	mA	@ 25°C
I _{DD}	Post-initialization Standby Current ¹³		3	10	mA	@ 25°C
I _{DD}	Post-initialization Standby Current ¹³		5	15	mA	@ 85°C
I _{LI}	Input Leakage Current	-2		2	μA	without pull up R
I _{LO}	Output Leakage Current	-2		2	μA	without pull up R

Table 13: SD Memory Card recommended operation conditions

Symbol	Parameter		Min	Typ	Max	Unit
V _{DD}	Supply voltage	Normal operating status	2.7	3.3	3.6	V
-	Power Up Time (from 0V to VDD min)				250	ms

6.4 Signal loading

According to SD specification

¹² The card can perform auto data read of the whole card to check for ECC errors and performs data refresh

¹³ Standby current will be significantly lower (typ. <5mA) if the TSE is not processing commands and the time is not synchronized (i.e. before execution of updateTime and after MAX_TIME_SYNCHRONIZATION)

6.5 AC characteristics

6.5.1 Default speed mode (0–25MHz)

According to SD specification

6.5.2 High speed mode (0–50MHz)

According to SD specification

6.5.3 UHS modes

UHS modes are driven with a signal level of 1.8V.

The cards support following UHS-I modes:

Table 14: Supported UHS-I modes

Host request	Card Modes (to select by host)	Max. Burst MB/s	Max. Clock frequency MHz
SDR12	SDR12	up to 12.5	up to 25
SDR25	SDR12, SDR25	up to 25	up to 50
SDR50	SDR12, SDR25, SDR50	up to 50	up to 100
DDR50	SDR12, SDR25, SDR50, DDR50	up to 50	50 (rising and falling edge)
SDR104	SDR12, SDR25, SDR50, DDR50	up to 50	up to 100

According to the SD specification

7. Host access specification

The following chapters summarize how the host accesses the card:

- Chapter 7.1 summarizes the SD and SPI buses.
- Chapter 7.2 summarizes the registers.

7.1 SD and SPI Bus Modes

The card supports SD and the SPI Bus modes. Application can choose either one of the modes. Mode selection is transparent to the host. The card automatically detects the mode of the reset command and will expect all further communication to be in the same communication mode. The SD mode uses a 4-bit high performance data transfer, and the SPI mode provides compatible interface to MMC host systems with little redesign, but with a lower performance.

7.1.1 SD Bus Mode Protocol

The SD Bus mode has a single master (host) and multiple slaves (cards) synchronous topology. Clock, power, and ground signals are common to all cards. After power up, the SD Bus mode uses DAT0 only; after initialization, the host can change the cards' bus width from 1 bit (DAT0) to 4 bits (DAT0-DAT3). In high speed mode, only one card can be connected to the bus.

Communication over the SD bus is based on command and data bit streams which are initiated by a start bit and terminated by a stop bit.

- **Command:** a command is a token which starts an operation. A command is sent from the host either to a single card (addressed command) or to all connected cards (broadcast command). A command is transferred serially on the CMD line.
- **Response:** a response is a token which is sent from an addressed card, or (synchronously) from all connected cards, to the host as an answer to a previously received command. A response is transferred serially on the CMD line.
- **Data:** data can be transferred from the card to the host or vice versa. Data is transferred via the data lines.

7.1.2 SPI Bus Mode Protocol

The Serial Parallel Interface (SPI) Bus is a general purpose synchronous serial interface. The SPI mode consists of a secondary communication protocol. The interface is selected during the first reset command after power up (CMD0) and it cannot be changed once the card is powered on.

While the SD channel is based on command and data bit streams which are initiated by a start bit and terminated by a stop bit, the SPI channel is byte oriented. Every command or data block is built of 8-bit bytes and is byte aligned to the CS signal.

The card identification and addressing methods are replaced by a hardware Chip Select (CS) signal. There are no broadcast commands. For every command, a card (slave) is selected by asserting (active low) the CS signal.

The CS signal must be continuously active for the duration of the SPI transaction (command, response and data). The only exception occurs during card programming, when the host can de-assert the CS signal without affecting the programming process.

The bidirectional CMD and DAT lines are replaced by unidirectional dataIn and dataOut signals.

Important notice: Due to a controller hardware problem, the CS selection method is out of function. The card needs to be singular on the SPI bus.

Table 15: SPI Bus signals

Signal	Description
/CS	Host to card chip select
CLK	Host to card clock signal
Data In	Host to card data signal
Data Out	Card to host data signal
Vdd, Vss	Power and ground

7.1.3 Mode Selection

The SD Memory Card wakes up in the SD mode. It will enter SPI mode if the CS signal is asserted (negative) during the reception of the reset command (CMD0) and the card is in idle_state. If the card recognizes that the SD mode is required it will not respond to the command and remain in the SD mode.

If SPI mode is required the card will switch to SPI and respond with the SPI mode R1 response.

The only way to return to the SD mode is by entering the power cycle. In SPI mode the SD Memory Card protocol state machine is not observed. All the SD Memory Card commands supported in SPI mode are always available.

During the initialization sequence, if the host gets Illegal Command indication for ACMD41 sent to the card, it may assume that the card is Multimedia Card. In that case it should restart the card as Multimedia Card using CMD0 and CMD1.

7.2 Card registers

The SD Memory Card has the following registers.

Table 16: SD Memory Card registers

Register name	Bit width	Description	Function
CID	128	Card Identification information	This register contains the card identification information used during the Card Identification phase.
OCR	32	Operation Conditions Registers	This register describes the operating voltage range and contains the status bit in the power supply.
CSD	128	Card specific information	This register provides information on how to access the card content. Some fields of this register are writeable by PROGRAM_CSD (CMD27).
SCR	64	SD Memory Card's Special features	This register provides information on special features.
RCA ¹⁴	16	Relative Card Address	This register carries the card address in SD Card mode.
SSR	512	SD Status	information about the card proprietary features and vendor specific life time information

Table 17: CID register

Register name	Bit width	Description	Function
MID	8	Manufacture ID	0x5d
OID	16	OEM/Application ID	0x5053
PNM	40	Product Name	e.g. "0008G"
PRV	8	Product Revision	0xgg
PSN	32	Product Serial Number	xxxxxxxx
–	4	Reserved	0x0
MDT	12	Manufacture Date	oxyym
CRC	7	Check sum of CID contents	chksum
–	1	Not used; always=1	1

¹⁴ RCA register is not available in SPI mode

Table 18: OCR register

OCR bit position	VDD voltage windows	Typ. value	OCR bit position	VDD voltage window	Typ. value
0-3	Reserved	0	15	2.7-2.8	1
4	1.6-1.7	0	16	2.8-2.9	1
5	1.7-1.8	0	17	2.9-3.0	1
6	1.8-1.9	0	18	3.0-3.1	1
7	1.9-2.0	0	19	3.1-3.2	1
8	2.0-2.1	0	20	3.2-3.3	1
9	2.1-2.2	0	21	3.3-3.4	1
10	2.2-2.3	0	22	3.4-3.5	1
11	2.3-2.4	0	23	3.5-3.6	1
12	2.4-2.5	0	24	Switching to 1.8V accepted	1
13	2.5-2.6	0	25-29	Reserved	
14	2.6-2.7	0	30	Card Capacity Status (CCS)	*15
			31	0=busy; 1=ready	*16

¹⁵ This bit is valid only when the card power up status bit is set

¹⁶ This bit is set to LOW if the card has not finished the power up routine

Table 19: CSD register

Register name	Bits	Bit width	Description	Typ. value
CSD_STRUCTURE	127:126	2	CSD structure	01
–	125:120	6	Reserved	00000
TAAC	119:112	8	Data read access time 1	00001110
NSAC	111:104	8	Data read access time 2 (CLK cycle)	00000000
TRAN_SPEED	103:96	8	Data transfer rate	00110010 Default speed or other values
CCC	95:84	12	Card command classes	010110110101
READ_BLK_LEN	83:80	4	Read data block length	1001
READ_BLK_PARTIAL	79	1	Partial blocks for read allowed	0
WRITE_BLK_MISALIGN	78	1	Write block misalignment	0
READ_BLK_MISALIGN	77	1	Read block misalignment	0
DSR_IMP	76	1	DSR implemented	0
–	75:70	6	Reserved	000000
C_SIZE	69:48	22	Device size	xxx ¹⁷
–	47	1	Reserved	0
ERASE_BLK_EN	46	1	Erase single block enable	1
SECTOR_SIZE	45:39	7	Erase sector size	1111111
WP_GRP_SIZE	38:32	7	Write protect group size	0000000
WP_GRP_ENABLE	31	1	Write protect group enable	0
–	30:29	2	Reserved	00
R2W_FACTOR	28:26	3	Write speed factor	010
WRITE_BLK_LEN	25:22	4	Write data block length	1001 ¹⁷
WRITE_BLK_PARTIAL	21	1	Partial blocks for write allowed	0
–	20:16	5	Reserved	00000
FILE_FORMAT_GRP	15	1	File format group	0 W(1)
COPY	14	1	Copy flag	0 W(1)
PERM_WRITE_PROTECT	13	1	Permanent write protection	0 W(1)
TMP_WRITE_PROTECT	12	1	Temporary write protection	0 W
FILE_FORMAT	11:10	2	File format	00 W(1)
–	9:8	2	Reserved	00 W
CRC	7:1	7	Checksum of CSD contents	xxxxxxx W
–	0	1	Always=1	1

Memory capacity = (C_SIZE+1) * 512kByte

W value can be changed with CMD27 (PROGRAM_CSD)
W(1) value can be changed ONCE with CMD27 (PROGRAM_CSD)

¹⁷ Drive size and block sizes vary with card capacity

Table 20: SCR register

Field	Bits	Bit width	Typ. value	Remark
SCR_STRUCTURE	63:60	4	0000	SCR 1.01...3.00
SD_SPEC	59:56	4	0010	SD 2.0 or 3.0
DATA_STAT_AFTER_ERASE	55	1	1	data are 0xFF after erase
SD_SECURITY	54:52	3	011	2.00 (SDHC)
SD_BUS_WIDTHS	51:48	4	0101	1 or 4 bit
SD_SPEC3	47	1	1	yes → SD3.0
EX_SECURITY	46:43	4	0000	no extended security
Reserved	42:34	9	0	0
CMD_SUPPORT	33:32	2	11	CMD23 and CMD20 supported
Reserved	31:0	32	0	0

Table 21: RCA register

Field	Bits	Bit width
RCA	16	0x0000 ¹⁸

¹⁸ After initialization the card can change the RCA register


Table 22: SSR register

Field	Bits	Bit width	Typ. value	Remark
Data bus width	511:510	2	0x2 ¹⁹	4 bit width
Secured mode	509:509	1	0x0	not secured
Reserved for security	508:502	7	0x00	-
Reserved	501:496	6	0x00	-
SD card type	495:480	16	0x0000	Regular SD
Size protected area	479:448	32	0x03000000 0x04000000	48MB 64MB
Speed class	447:440	8	0x04	Class 10
Move performance	439:432	8	0x05	5 MB/s
Allocation unit size	431:428	4	0x7	1 MiB
Reserved	427:424	4	0x0	
Erase unit size	423:408	16	0x0400	1024 AU
Erase unit timeout	407:402	6	0x01	1 second
Erase unit offset	401:400	2	0x1	1 seconds
UHS mode Speed Grade	399:396	4	0x1	UHS Grade1
Allocation unit size in UHS mode	395:392	4	0x7	1MB/s
Reserved	391:312	80		
Data structure version identifier, currently 1	311:304	8	0x01	version 1
Number of manufacturer marked defect blocks	303:288	16	0x0008	8 initial BB
Number of initial spare blocks (worst chip)	287:272	16	0x0074	116 spare blocks
Number of initial spare blocks (sum over all chips)	271:256	16	0x0074	116 spare blocks
Percentage of remaining spare blocks (worst chip)	255:248	8	0x64 ¹⁹	100%
Percentage of remaining spare blocks (all chips)	247:240	8	0x64 ¹⁹	100%
Number of uncorrectable ECC errors (not including ECC errors during startup)	239:224	16	0x0000 ¹⁹	0 uncorrectable errors
Number of correctable ECC errors (not including ECC errors during startup)	223:192	32	0x0045074b ¹⁹	4523851 correctable ECC errors
Lowest wear level class	191:176	16	0x0000 ¹⁹	0
Highest wear level class	175:160	16	0x0000 ¹⁹	0
Wear level threshold	159:144	16	0x003f	63 block erases per WL class
Total number of block erases	143:96	48	0x00...1ff0 ¹⁹	8176 block erase commands
Number of flash blocks, in units of 256 blocks	95:80	16	0x0008	2048 flash blocks
Maximum flash block erase count target, in wear level class units	79:64	16	0x00xx	Flash endurance xx WL classes
Power on count	63:32	32	0x00000003 ¹⁹	3x power on
Firmware version	31:0	32	0xYYMMDDXX	Firmware Version

Bit 311:0 are vendor specific, example values in the table

¹⁹ Value change in operation

8. Part Number Decoder



8.1 Manufacturer

Swissbit code	S
---------------	---

8.2 Memory Type

Flash	F
-------	---

8.3 Product Type

SATA Interface	SD
----------------	----

8.4 Density

8 GBytes	8192
----------	------

8.5 Platform

SD Memory Card	L
----------------	---

8.6 Product Generation

Generation	3
------------	---

8.7 Memory Organization

Security Product	PX
------------------	----

8.8 Technology

SD Memory Card controller (PS-4xx platform)	XM
---	----

8.9 Channels

1 Flash channel	1
-----------------	---

8.10 Flash Code

Toshiba	T0
---------	----

8.11 Temperature Option

Extended Temperature Range: -25 °C to 85°C	E
--	---

8.12 Die Classification

MONO (single die package)	G
DDP (dual die package)	L

QDP (quad die package)	H
ODP (octal die package)	M

8.13 Pin Mode

Single nCE and Single R/nB	E
Dual nCE and Dual R/nB	F
Quad nCE and Quad R/nB	G

8.14 Configuration XYZ

X = Smart Card Controller

Smart Card Controller	X
No Smart Card Controller	0
Fiscal Germany Smart Card	C

Y = Firmware Extension

FW Extension	Y
TSE mode (Germany)	3

Z = Optional

Optional	Z
Revision 1	1
Revision 2	2

8.15 Option

Swissbit TSE Edition	TE1
Customer specific configuration	XXX

9. Swissbit label specification

9.1 Front side label



SWISSBIT logo

Density, Datamatrix-Code (Partnumber, Unique-ID, Production Date CWYY, Certificate Validity)

SDHC logo, UHS I

TSE TRE-03153

9.2 Back side marking



SWISSBIT logo

Partnumber

Partnumber (continued)

Lot code-Production date (week & year)-Certificate validity (years)

Made in Germany

CE WEEE

Example of the back side laser marking

10. Export Control

The Swissbit TSE contains a smart card that provides exclusively digital signature functionality to recorded user data. Therefore, the Export Control Customs EU Tariff Number is 85235110.

11. Software Licensing and Disclaimers

Swissbit is using the following Open Source Software internally in the TSE either unchanged or in modified form.

libecc – Library for elliptic curves cryptography; provided under BSD License.

BSD License

Copyright (C) 2017
All rights reserved.

Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:

1. Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.
2. Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.

THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

12. Revision History

Table 23: Document Revision History

Date	Revision	Description	Revision Details
December 06, 2019	1.00	Initial release	Doc.Req.no.3751
June 12, 2020	1.10	Updated reliability chapter (Update Time), corrected product summary, corrected DC characteristics, added new Part number in Ordering Information	Doc.Req.no.3764

Disclaimer:

No part of this document may be copied or reproduced in any form or by any means, or transferred to any third party, without the prior written consent of an authorized representative of Swissbit AG ("SWISSBIT"). The information in this document is subject to change without notice. SWISSBIT assumes no responsibility for any errors or omissions that may appear in this document, and disclaims responsibility for any consequences resulting from the use of the information set forth herein. SWISSBIT makes no commitments to update or to keep current information contained in this document. The products listed in this document are not suitable for use in applications such as, but not limited to, aircraft control systems, aerospace equipment, submarine cables, nuclear reactor control systems and life support systems. Moreover, SWISSBIT does not recommend or approve the use of any of its products in life support devices or systems or in any application where failure could result in injury or death. If a customer wishes to use SWISSBIT products in applications not intended by SWISSBIT, said customer must contact an authorized SWISSBIT representative to determine SWISSBIT willingness to support a given application. The information set forth in this document does not convey any license under the copyrights, patent rights, trademarks or other intellectual property rights claimed and owned by SWISSBIT. The information set forth in this document is considered to be "Proprietary" and "Confidential" property owned by SWISSBIT.

ALL PRODUCTS SOLD BY SWISSBIT ARE COVERED BY THE PROVISIONS APPEARING IN SWISSBIT'S TERMS AND CONDITIONS OF SALE ONLY, INCLUDING THE LIMITATIONS OF LIABILITY, WARRANTY AND INFRINGEMENT PROVISIONS. SWISSBIT MAKES NO WARRANTIES OF ANY KIND, EXPRESS, STATUTORY, IMPLIED OR OTHERWISE, REGARDING INFORMATION SET FORTH HEREIN OR REGARDING THE FREEDOM OF THE DESCRIBED PRODUCTS FROM INTELLECTUAL PROPERTY INFRINGEMENT, AND EXPRESSLY DISCLAIMS ANY SUCH WARRANTIES INCLUDING WITHOUT LIMITATION ANY EXPRESS, STATUTORY OR IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE.

©2019 SWISSBIT AG All rights reserved.